Abstract -This paper presents the dynamic characteristics of the proposed digital control current mode de-de converter. In the proposed novel digital control circuit, the peak currentinjected control is realized using the combination of the simple dual A-D signal converter and the programmed delay circuit. In 100kHz digitally controlled de-de converter, it is seen in simulation that the proposed method has no overshoot of the output voltage and the convergencetime that the output voltage is settled to steady-state is only 151J1S. The difference between the transient time of the proposed circuit and that of the conventional method is an order of magnitude. Furthermore, the ratio of resolution of the DPWM generator against the output voltage is 0.27% and is satisfied to apply the commercial power supply unit.
The telecommunications and data communications systems consist of the telecommunications equipment, data communications equipment, data transmitter/receiver, power supply and so forth in the communications building. Recently, in this field, the power supply system requires the high performance characteristics , high energy management function, smart networking function, high reliability and small size more. However, since the power supplies are usually controlled by the analog circuit, it is difficult to solve these problems . Therefore, the digital control techniques have been growing to apply to these switching power supplies [1] - [5] . The central research target of digital control circuit is to improve the dynamic characteristics because the conversion time of the A-D converter and the processing time of the digital controller exert a bad influence upon the dynamic characteristics . In this case, we think that two solutions are considered. One solution is to add the feedforward control loop and digital peculiar circuit [6] . Another solution is to add the other feedback control loop and also digital peculiar circuit. Not only the output voltage but also input voltage, switch/reactor current or/and output current are detected to perform these controls as shown in Fig. 1 . Conventionally, it seems that the feedback loop has the disadvantage because there is essentially a delay time in the digital control. At an example, the current mode de-de converter is useful in order to perform the superior dynamic characteristics. However, these studies have focused on sensing the delayed average value of the switch/reactor current because it is very difficult to sample the data of accurate peak point of switch/reactor current at the real time. Therefore, it has been reported that the peak point is estimated from the slope of reactor current, but there has been no study that tried to detect the peak value of reactor/switch current at real time.
This paper presents the dynamic characteristics of proposed novel digital control de-de converter [7] which is able to detect the peak switch current of the high frequency switching de-de converter at real time. In this proposed digital control circuit, the peak current-injected control is realized using the combination of the simple dual analog-todigital signal converter and the programmable delay circuit. II. CIRCUIT CONFIGURATION AND OPERATION PRINCIPLE Figure 2 shows the configuration of proposed future digital power supply and monitoring system to increase the reliability of the telecommunications and data communications equipment in the communications building. In this system, all switching power supplies are controlled by the monitor station and the energy can be saved easily. The data of not only telecommunications and communications equipments but also power supply are transferred to the remote operation center in detail via the data transmitter/receiver.
where 'tv is the time constant of CR integrator. Moreover, Eo* is converted into the NEo* as well as N eo . Figure 3 shows the circuit configurations of digitally controlled de-de converter. In this circuit, Ei is the input voltage, eo is the output voltage, i o is the output current, D is the fly wheel diode, C is the output smoothing capacitor, R is the load, L is the energy storage reactor, Tr is the main switch, i tr is the switch current and Eo* is the constant reference voltage. The switch current iTr is detected as the voltage e s by a sensing resistor R s ' The output voltage eo and the switch current iTr are detected and are sent to the digital control circuit as shown in Fig. 4 . Figure 4 shows the proposed high performance digital control circuit which will be used in the near future system as shown in Fig. 2 . The function of this circuit is divided into the average voltage detector and peak current detector. The average voltage detector is composed of the pulse code analog-to-digital (PC A-D) converter #1, PC A-D converter #2, Counter #1, Counter #2 and PID control portion. Svsam is the clock pulse. S1 and S2 are signal against the output voltage eo and the constant reference voltage Eo*, respectively. NRM is the calculated results in the PID control portion. The peak current detector is composed of the PC A-D converter #3, PC A-D converter #4, programmable delay circuit and DPWM generator. Scsam is the clock pulse. Scsam* is the delayed signal by Scsam' E c is the constant voltage against the peak current. e s is the voltage against the switch current iTr' Ses and Sep are signal against e s and E c . Son is signal against the on time of the main switch T r.
For example, the configuration of the PC A-D converter #I is shown in Fig. 5 . The PC A-D converter consists of the CR integrator and transistor switch to reset the ramp voltage. The configuration is very simple. Moreover, as shown in Fig.  4 , since the dual PC A-D converter is used in the average voltage detector and the peak current detector, respectively, the influence of temperature, noise and so forth are rejected.
The configuration of a programmable delay circuit is shown in Fig. 6 . The delay buffers # l-#J are performed to generate the programmed delay signal Scsam* by NRM. This NRM is the output value of the calculated result with PID control portion. The difference of these values is calculated by the PID control portion. The output value NRM of the calculated result with PID control portion is sent to the delay circuit and this calculated result NRM decides the delay time TD of programmable delay circuit as shown in Fig. 6 . where TDSEL is the delay time of teach delay buffer shown in Fig . 6 . short period TSD of the switching period Ts-The ramp voltage #4 is increased from this point of time and the pulse signal Sep is generated when it reaches the threshold voltage Vthc ' The ramp waveform is generated by the simple CR integrator as shown in Fig. 5 and the ramp voltage #4 is corresponding to the constant voltage E c in the PC A-D convert #4 of peak current detector. In the PC A-D converter #3, the ramp voltage #3 corresponding to the switch current iTr is increased during each divided period TSD and Ses is generated as well as Sep' In this case, the start time has no delay against the clock pulse Scsam' Figure 9 shows operation principle of peak current detector. When e s is larger than the constant voltage E c ' Ses is generated at the early time against Sep during some divided period TSD' At the same instant , the signal of the digital PWM (DPWM) generator directs the main switch Tr to tum off and the signal Son against the on time interval Ton is decided.
As a consequence, the peak current-injected control is realized by the simple A-D converter and programmable delay circuit. Next, the resolution against the output voltage of the DPWM generator will be discussed.
III. RESOLUTIONOF OUTPUTVOLTAGE
In Figs. 6 and 9, TD is represented as follows;
where NB is bias value , is the desired value NEo * in the P control and Kp is the proportional coefficient, respectively. ND is multiplied by the differential coefficient KD and KD ND is generated at the multiplier. 1:NI is also multiplied by the integral coefficient KI. In this case, NINT is the predetermined reference value in the I control and corresponds to the desired output voltage of the de-de converter.
When the ramp voltage #4 reaches the threshold voltage Vthco the following relation is obtained. 
where 't c is the time constant of CR integrator.
In Fig. 8 , the following relation is obtained because the peak value e p of ramp voltage #2 is corresponding to e s'
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where r is the intemalloss of the de-de converter. Considering Equations (5), (7) and (8), the following equation is represented, the resolution of the DPWM generator against the output voltage is obtained as follows;
where A cc is the gain of amplifier of current detector and f s is the switching frequency.
In the DC-DC converter in Fig. 3 , assuming that the small variation~Eo in Eo and~Ton in Ton are caused by the small variation M o in 1 0 , the following equation is obtained: The dynamic characteristic of proposed novel digital peak current-injected control de-de converter is discussed.
As a result, it is clarified that the transient time is suppressed to within l Slusec and this result is approximately 85% smaller than the conventional digital control de-de converter. The undershoot of output voltage is suppressed to within 2.8% and this result is approximately 53%, the overshoot of reactor current is suppressed to within 18% and this result is approximately 57% small than that of the conventional control method. Furthermore, the ratio of resolution of the DPWM generator against the output voltage is 0.27% and is satisfied to apply the commercial power supply unit.
We confirm that these results are useful to realize the next generation model of the switching power supply.
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In Figs. 11(a) (b) and (c) , the circuit parameters are the same as those of Fig. 10 . The superior transient response of proposed circuit is obtained in case of KI=0.18 as shown in Fig. 12(b) . The undershoot of output voltage, the overshoot of reactor current and transient time of the output voltage are less than 2.8%, 18% and l SIusec, respectively. When KI is equal to 0.4, it is seen that the difference between the transient time of the proposed circuit and that of the conventional method is two orders of magnitude. Figure 12 shows the relationship between the resolution of the DPWM generator and time-delay TDSEL of delay buffer. The symbol of closed circle denotes the simulation results and the line shows the calculated results by Eq. (9). It is seen in this figure that the resolution of the DPWM generator is proportional to time delay TDSEL of delay buffer. Further, it is revealed that these simulated values agree well with the calculated ones. The time delay of delay buffer in the proposed circuit is set at 0.10ns. Therefore the resolution against the output voltage of the DPWM generator is 0.054 from Eq. (9) as shown in this figure. Moreover, KDA becomes 0.1195 by Eq. (6) . In this case, fs=IOOkHz, Ei=20V, Eo*=5V, r=0.165n, R=5 n, Rg=0.05 n, L=188IlH, C=IOOIlF, A cc=200. E c=l1V, V thc=L7IV, 't c =50nsec. So, the ratio of resolution of the DPWM generator is 0.27% against the output voltage. .~.>/"
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